Jump to content

shelly_cooper

Members
  • Posts

    2
  • Joined

  • Last visited

Everything posted by shelly_cooper

  1. I am in the process of educating myself computer science by self-learning. Good to see you all.
  2. A 4-stage pipeline has the stage delays as 150, 120, 160 and 140 nanosecondsrespectively. Registers that are used between the stages have a delay of 5 nanoseconds each. Assuming constant clocking rate, what will be the total time taken to process 1000 data items on this pipeline?
×
×
  • Create New...

Important Information

We have placed cookies on your device to help make this website better. You can adjust your cookie settings, otherwise we'll assume you're okay to continue.